[<<][staapl][>>][..]
Tue Sep 27 20:08:14 EDT 2011

Running synth with PK2

Problem: probably need to disable interrupts during PK2 bitbang.  PIC
waits in the following routine:

: icsp-sync \ -- : sync on rising clock edge
    begin icsp-clock low?  until
    begin icsp-clock high? until ;

Is it enough to do this?

: icsp-sync \ -- : sync on rising clock edge
    sti
    begin icsp-clock low?  until
    begin icsp-clock high? until
    cli ;



[Reply][About]
[<<][staapl][>>][..]