[<<][staapl][>>][..]
Tue Oct 5 21:15:52 CEST 2010

One chip, one model for verification

An advantage of using only one target chip (that's simple!) is to be
able to write a verifiable semantics more easily.




[Reply][About]
[<<][staapl][>>][..]