[<<][staapl][>>][..]
Mon Jun 9 15:04:48 CEST 2008

strategic overview

About how i'm going to tackle the simulator generator
problem. Hardware is best modeled starting from a description of its
interior, which is registers + logic. Functional/dataflow descriptions
are thus a good base language. It looks like using the simulator as a
pull for implementing the core dataflow representation seems like a
good idea.



[Reply][About]
[<<][staapl][>>][..]