[<<][rtl][>>][..]
Wed Feb 12 15:23:42 EST 2020

clock domain crossing

Dual-ported memory + signal?

Yes, FIFOs:
https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_cdc.html




[Reply][About]
[<<][rtl][>>][..]