[<<][rtl][>>][..]
Mon Feb 3 06:04:09 EST 2020

Asymmetry in read/write

So what I want really is to split delays in half, but that doesn't
work.  So the solution is to make the interface a-symmetric, and let
one of the ends assume a delayed input.

Who should this be?

EDIT: To avoid duplication of registers, make sure that the reader is
frontend.




[Reply][About]
[<<][rtl][>>][..]