[<<][rtl][>>][..]
Tue Aug 13 09:13:33 EDT 2019

Interface to Verilog

1. Have yosys compile it to something that can run on the haskell
substrate.

2. Generate better verilog code




[Reply][About]
[<<][rtl][>>][..]