[<<][rtl][>>][..]
Fri Jan 11 21:16:46 CET 2019

CPU

Might have some time for hacking on the CPU.  To try:
- better timing
- 2-stack machine

Other Seq things:
- Verilog cosim
- Import verilog modules (via yosys netlist)




[Reply][About]
[<<][rtl][>>][..]