[<<][rtl][>>][..]
Fri Dec 28 21:51:39 CET 2018

pizza dinner hdl

- asic: 50% RTL design, 50% implementation
- Write RTL s.t. test insertion automation
- 10% area is scan/test code
- statistical design: variability per gate is large
- extra gates to allow metal-layer corrections




[Reply][About]
[<<][rtl][>>][..]