Thu Oct 25 12:03:19 CEST 2018


The problem that keeps coming back: how to "route" memory read and
write ports properly?

This is an integration question, so essentially, the core routines
should not perform any binding to memories.  Close over memory is then
done at the point where both ports are accessible, e.g. when
instantiating a bus.