[<<][rtl][>>][..]
Fri Sep 7 11:49:34 EDT 2018

Next

PLL: I would really like to know if it works or not.  But this kind of
work needs strong attention to detail, and I'm in the mud again.

So what is missing, currently?

Maybe clean up the Verilog generator a bit.



[Reply][About]
[<<][rtl][>>][..]