[<<][rtl][>>][..]
Sun Sep 2 09:41:23 EDT 2018

Abstract submodules

Instead of generating verilog code for memories and reset generator,
write those as verilog modules, and instantiate them.




[Reply][About]
[<<][rtl][>>][..]