[<<][rtl][>>][..]
Tue Aug 28 10:40:47 EDT 2018

Verilog gen: names as strings

Why bother with template haskell.  FPGA gen needs custom things
anyway, so use the existing probe mechanism to set signal names?





[Reply][About]
[<<][rtl][>>][..]