Thu Aug 23 01:19:42 EDT 2018

structured programming

See two posts back: " C╬╗aSH does not seem to allow you to describe
your program in a structured way (such as loop until x becomes true,
wait for 3 cycles, read z, while z > 0 decrement z, etc.)"


How would you in Verilog?