[<<][rtl][>>][..]
Sat Aug 18 10:32:28 EDT 2018

Verilog FPGA test

f_soc doesn't work while MyHDL still works.
likely my fixed-size workaround is bad: it won't work for concatenation.



[Reply][About]
[<<][rtl][>>][..]