[<<][rtl][>>][..]
Sat Aug 18 08:56:43 EDT 2018

PLL

Before declaring victory, run it at a higher clock frequency.  Do this
using Verilog, direct instantiation.

But first, see if the verilog actually works.



[Reply][About]
[<<][rtl][>>][..]