[<<][rtl][>>][..]
Sat Aug 18 03:32:58 EDT 2018

Avenues

- split the design:
  - rename CPU.hs to PLC.hs
  - create a real Forth processor with 2 stacks from 2 memory banks

- move Staapl pic compiler to Haskell.  It's only the peeophole
  optimizer, the rest can be done in Haskell incrementally.



[Reply][About]
[<<][rtl][>>][..]