Fri Aug 17 22:01:21 EDT 2018


Yosys manual: 2.1.4 Register-Transfer Level (RTL)

  Many optimizations and analyses can be performed best at the RTL
  level.  Examples include FSM detection and optimization,
  identification of memories or other larger building blocks and
  identification of shareable resources.

multi-level logic synthesis

- Binary-Decision-Diagram (BDD) has a unique normal form.
This is nested IF / 2-1 multiplexers.

- And-Inverter-Graph (AIG) better worst case performance. ABC uses this.