[<<][rtl][>>][..]
Wed Aug 15 10:19:18 EDT 2018

MyHDL is picky

Top level circuit cannot use *args, as argument names are recovered.

So I'm including the reset generator instantiation in the generated module.

        rst = ice40_reset(CLK, RST)

This means reset should be an output also.



[Reply][About]
[<<][rtl][>>][..]