[<<][rtl][>>][..]
Tue Aug 14 21:30:27 EDT 2018

Tests

- create a FPGA .v module to see what the resource usage is
- make a testbench, run it in mydl
- move to FPGA




[Reply][About]
[<<][rtl][>>][..]