Sat Aug 11 11:58:40 EDT 2018

Read ready, streams

Can they both be the same?  The thing is to make sure that the CPU
doesn't miss it, or to add a S/R + a latch.

The primitive representation really should be the 1-cycle enable
sample pulse.  Then if a different interface is needed, add the latch
+ stable ready signal.