[<<][rtl][>>][..]
Thu Aug 9 19:59:56 EDT 2018

Reset is not implemented properly for SeqTH


seqRun (\([],
          (),
          r6,
          [r0, r2, r4]) -> do {r1 <- seqSLICE (seqInt 1) r0 (seqInt 0);
                               r3 <- seqSLICE (seqInt 1) r2 (seqInt 0);
                               r5 <- seqSLICE (seqInt 8) r4 (seqInt 0);
                               r7 <- seqCONC (seqInt 9) (seqInt 1) r5 (seqInt 0);
                               r8 <- seqIF (seqInt 9) r3 r7 r6;
                               r9 <- seqSLICE (seqInt 1) r8 (seqInt 0);
                               r10 <- seqSLICE (seqInt 8) r8 (seqInt 1);
                               r11 <- seqCONC (seqInt 9) (seqInt 8) (seqInt 1) r10;
                               r12 <- seqIF (seqInt 9) r1 r11 r8;
                               return ((), r12, [r9, r3, r1, r12])}) [] ((), seqInt 0)


prob was in SeqTerm 


https://github.com/YosysHQ/yosys/issues/103

The lattice chips don't have support for initial values on registers.
Use a reset generator or something.

Clifford mentiones to use the LOCK signal of PLL out.

Or something like this:

reg [7:0] resetn_counter = 0;
    assign resetn = &resetn_counter;

    always @(posedge clk) begin
            if (!resetn)
                    resetn_counter <= resetn_counter + 1;
    end





[Reply][About]
[<<][rtl][>>][..]