[<<][rtl][>>][..]
Mon Jun 4 15:47:06 EDT 2018

myhdl interface

Set up basic test bench -> vcd compilation in hatd project.

The question is though: who generates the signals?
I don't think it's really necessary to let the MyHDL side do this.




[Reply][About]
[<<][rtl][>>][..]