FPGA clock derived from 36MHz timer output of uC. Problem is that all
other signals will change at the same time as one of the edges, likely
leading to hold time violation.
If I/O bus is at 36MHz, then one of these edges is going to be OK.