[<<][myhdl][>>][..]
Wed Apr 27 20:58:39 EDT 2016

WTF

This really has too much magic going on.
I get a bugs in signal names (None) which get propagated into the Verilog.
I'm guessing this has to do with the doubly nested lists.

How do signals get their names?




[Reply][About]
[<<][myhdl][>>][..]