[<<][electronics][>>][..]
Sun Jan 1 19:51:22 EST 2017

FPGA serdes

Reason this exists is to avoid having to deal with bit clocks directly
in the FPGA, but have a separate hardcoded peripheral do the serial to
parallel conversion.




[Reply][About]
[<<][electronics][>>][..]